

Day 3






Agenda







Agenda




SPI – Task 1





Demo





A communication protocol which acts like a conveyer belt






















MOSI: Master Out Slave In MISO: Master In Slave Out

SCK: Clock signal (provided by master)


CS: Chip select (used to notify the slave that we're about to transmit/receive)









SPI is one to many










Why do we care?

SPI – How to set up




- 1. Set up pins (MOSI, SCK and CS as outputs, MISO as input).
- 2. Enable the SPI module and set it to master (SPIO.CTRLA register).
- Make sure chip select does not disable master mode (SPIO.CTRLB, SSD bit).






SPI – How to send data




- 1. Set the chip select low (active low).
- 2. Fill in the data (SPIO.DATA register).
- 3. Wait until data is sent.
- 4. Do a dummy read.
- 5. Set the chip select high.



Bit 7 - IF Receive Complete Interrupt Flag/Interrupt Flag


This flag is set when a serial transfer is complete and one byte is completely shifted in/out of the SPIn.DATA register. If \overline{SS} is configured as input and is driven low when the SPI is in Master mode, this will also set this flag. IF is cleared by hardware when executing the corresponding interrupt vector. Alternatively, the IF flag can be cleared by first reading the SPIn.INTFLAGS register when IF is set, and then accessing the SPIn.DATA register.

SPI – Final remarks



SPI is one of the fastest and simplest protocols out there

SPI



Questions?

